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Abstract: In chip design, one of the main objectives is to decrease its clock cycle; however, the
existing approaches to timing analysis under uncertainty are based on fundamentally restrictive
assumptions. Statistical timing analysis techniques assume that the full probabilistic distribution
of timing uncertainty is available; in reality, the complete probabilistic distribution information is
often unavailable. Additionally, the existing alternative of treating uncertainty as interval-based,
or affine, is limited since it cannot handle probabilistic information in principle. In this paper, a
fundamentally new paradigm for timing uncertainty description is proposed as a way to
consistently and rigorously handle partially available descriptions of timing uncertainty. The
paradigm is based on a formal theory of interval probabilistic models that permit handling
parameter uncertainty that is described in a distribution-free mode - just via the range, the mean,
and the variance. This strategy permits effectively handling multiple real-life challenges,
including imprecise and limited information about the distributions of process parameters,
parameters coming from different populations, and the sources of uncertainty that are too difficult
to handle via full probabilistic measures (e.g. on-chip supply voltage variation). Specifically,
analytical techniques for bounding the distributions of probabilistic interval variables are
proposed. Also, a provably correct strategy for fast Monte Carlo simulation based on probabilistic
interval variables is introduced. A path-based timing algorithm implementing the novel modeling
paradigm, as well as handling the traditional variability descriptions, has been developed. The
results indicate the proposed technique can improve the upper bound of the 95th-percentile circuit
delay, on average, by 4.8% across the ISCAS’85 benchmark circuits, compared to the worst-case
timing analysis that uses only the interval information of the partially specified parameters.
Keywords: interval uncertainty, Monte-Carlo techniques
1. Need for New Models of Uncertainty: Probabilistic Interval Analysis
The area of statistical static timing analysis (SSTA) has recently made substantial progress in
terms of algorithmic and modeling advances. Efficient block-based and incremental computation

REC 2006 - Orshansky, Wang, Xiang, and Kreinovich

2

Michael Orshansky, Wei-Shen Wang, Gang Xiang, and Vladik Kreinovich

techniques based on the first-order delay model are now well developed (Visweswariah et al,
2004; Chang and Sapatnekar, 2003). Extensions of the basic framework of SSTA to higher-order
models have been recently investigated to capture non-linear effects and non-Gaussian process
parameter distributions (Zhan et al, 2005; Chang et al, 2005; Zhang et al, 2005). Statistical delay
computation for interconnect based on affine interval arithmetic has been studied (Ma and
Rutenbar, 2004). These developments in the theory of SSTA came in response to the increased
variability in the process parameters, the inadequacy of the corner models, and the need to use
explicit probabilistic descriptions of key process parameters.
The fundamental assumption behind all of the above techniques is that the probabilistic
descriptions are readily available. In all the algorithms for SSTA (Visweswariah et al, 2004;
Chang and Sapatnekar, 2003; Zhan et al, 2005; Chang et al, 2005; Zhang et al, 2005), the
complete knowledge about the distributions of process and environmental parameters is given,
e.g. it is assumed that the process parameters are normally distributed, with the known mean and
variance. Then, first-order models link delay variability with process parameters, allowing delay
to be normally distributed as well (Visweswariah et al, 2004; Chang and Sapatnekar, 2003). If
linear delay models are not sufficiently accurate, higher-order models can be used, at the cost of
the resulting non-Gaussian distribution of delay. The non-Gaussianality of process parameters or
timing can be handled by numerical processing leading to a substantial (3-10X) increase in the
run-time of the algorithm (Chang et al, 2005)0.
In this paper we argue that in a practical setting of cutting-edge IC design the full
probabilistic information about parameter uncertainty is not available. The process
characterization data is often incomplete and of limited nature, especially at the ramp-up phase of
the industrial manufacturing. With limited number of measurements and characterization lots,
there may be a large uncertainty in the statistic metrics (the mean and the variance) of the process
parameters. Some sources of on-chip uncertainty cannot be described probabilistically: supply
voltage (Vdd), temperature, and systematic variation sources with the unit of repeatability larger
than a single chip (e.g. aberration-caused Lgate variation).
Interval and affine methods, which tremendously improve on the conservatism of the
traditional interval techniques, can be used in circuit timing analysis (Ma and Rutenbar, 2004).
However, in many instances, some but not full probabilistic information is available. For
example, variation of supply voltage in time depends on the input vectors applied to the chip.
Because of the difficulty of performing temporal input-dependent analysis, the uncertainty about
supply voltage is most typically represented by the range information (Ernst et al, 2004),
however, the mean and, possibly, the variance of the distribution can be estimated more easily.
For example, the supply voltage may vary between 90-100% of the nominal value, with the mean
equal to 97% of the nominal value. The distribution is unknown because its characterization is
computationally expensive (Kouroussis et al, 2005). Statistical STA cannot meaningfully handle
such a realistic scenario. The affine methods are fundamentally non-probabilistic and their
extensions to handling statistics are heuristic in nature (Ma and Rutenbar, 2004).
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Thus, in addition to the existing techniques, a new way of treating uncertain variables with
partial probabilistic information is needed to enable practical design under uncertainty. This paper
develops a solution of timing analysis under uncertainty based on the principles of probabilistic
interval models. These models have been developed over the last decade in the field of robust
statistics, reliable computing, and computer science 0(Kouznetsov, 1991). They are based on the
generalization of classical random variables to variables described by families of distributions.
Conceptually, the most general description of an uncertain variable is an interval,
e.g. x ∈ [ x, x ] . Such descriptions form the basis of interval arithmetic and its enhancement in
terms of affine arithmetic (Moore, 1966; Stolfi and de Figueiredo, 2003). An interval description
does not permit making statements about which values of the variable are more likely. Thus, if in
addition to the range, the statistic metrics, such as mean and variance, are known the interval
methods are incapable of utilizing this additional information in computing the arithmetic
operations (+, -, *, /, max, min). Probabilistic interval analysis is a natural synergy of pure
interval arithmetic and probabilistic analysis. It permits the use of partial statistic information
(e.g. range, mean, and variance) to quantify the likelihood of the variable in the range. The
estimates are guaranteed to be conservative regardless of the precise form of the distribution. For
the fully specified random variable (e.g. Gaussian) the most general representation is its
cumulative distribution function (cdf) (Feller, 1968). For a partially-specified random variable,
the most general representation is a set of cumulative distribution functions, which can be
represented as bounds on the cdf, forming a so-called probability box.
Following the above philosophy, this paper develops timing analysis techniques that produce
reliable timing estimates even if the characterization data is incomplete. The essential
contribution of this paper is in handling incomplete and imprecise uncertainty description.
Compared to affine methods, the developed techniques can handle both the interval and
probabilistic descriptions consistently and formally. The paper describes in detail how the
probability boxes can be computed effectively. Importantly, the proposed techniques are
compatible with the existing SSTA tools and can handle both full and partial probabilistic
descriptions simultaneously.
This paper is organized as follows. Section 2 describes the paradigm of modeling nonprobabilistic uncertainty based on probabilistic interval analysis, which enables us to use partial
statistic metrics for timing analysis. The computation of path delay due to Gaussian variables and
probabilistic interval variables is derived. Besides, a statistical technique of robustly estimating
circuit delay distribution is proposed. The experimental results are presented in Section 3.
2.

Timing Analysis with Partial Probabilistic Information

In this section, an application of the new probabilistic interval techniques to timing analysis is
introduced. First, the construction of the path-delay probability box is described. Second, the
bound of the circuit delay distribution is constructed. Finally, a method to combine the results of
the traditional SSTA with the above derivations is described.
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2.1. PATH DELAY COMPUTATION
The timing model used in this work is based on the additive delay model containing both the
uncertainty due to classical random variables and the newly introduced probabilistic interval
variables. The probabilistic interval variables (as opposed to random variables) are variables for
which only partial statistic metrics, mean and variance, are available in addition to the known
range, or interval. The delay model can be expressed as:
n

m

j =1

k =1

di = μi + ∑ ai, j Δxi, j + ∑ bi,k Δyi,k

(1)

where μi is the mean value of the gate delay, Δxi , j is a zero-mean Gaussian random variable,
and Δyi ,k is a zero-mean probabilistic interval variable. The coefficients ai,j and bi,k are the
sensitivities of gate delays, which are the first-order derivatives of gate delays with respect to the
variables. Note that this delay model can be easily transformed into an affine arithmetic
representation if variables are scaled such that the variables are limited within [-1, 1].
A concise representation of the gate delay model can be obtained by resorting to the matrix
form:
(2)
di = μi + AiT Xi + BiTYi
where the matrices Ai = [ai,1 "ai,n ]T , Bi = [bi,1 "bi,m ]T , Xi = [Δx i,1 " Δx i,n ]T , and

Yi = [Δyi,1 " Δyi,m ]T .
The variation of parameters can be further decomposed into the linear sum of perfectly
correlated die-to-die components (Xdd, Ydd), and independent within-die components (Xi,wd, Yi,wd):
di = μi + AiT Xi,wd + AiT Xdd + BiTYi,wd + BiTYdd
(3)
The path delay of a path Pj can be represented by:
Dj =

∑ (μi + AiT Xi,wd + AiT Xdd + BiTYi,wd + BiTYdd )

i ∈Pj

=

i ∈Pj

where gi = AiT Xi,wd

+ AiT Xdd

(4)

∑ μi + ∑ gi + ∑ ui
, and

i ∈Pj

i ∈Pj

ui = BiTYi,wd

+ BiTYdd

It is convenient to separate the contributions of random delay uncertainty (DR ) and
probabilistic interval uncertainty (DPI ) : D Rj =

∑ gi and DPIj

i ∈p j

=

∑ μi + ∑ ui .

i ∈Pj

Computing

i ∈Pj

the path delay distribution when the gate delays are normal random variables is straightforward.
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j
.
Therefore, we focus on the delay variation resulting from probabilistic interval variables i.e. DPI
The range of the gate delay variation, ui , is:

⎡ m

m

⎤

⎢⎣ k =1

k =1

⎥⎦

ui ∈ ⎢⎢ ∑ bi,k Δyi,k , ∑ bi,k Δyi,k ⎥⎥

(5)

where Δyi,k and Δyi,k are the lower and upper bound of Δyi,k . Then we can compute the range
j .
of DPI
Because the mean values of probabilistic interval variables are zero, the mean of the path
delay is:

j
E[DPI
]=

∑ μi

(6)

i∈Pj

The variance of the path delay can be computed by:

{ }

j
Var DPI
=

⎛
⎜⎜

⎞⎟
⎟
⎟⎟
⎠⎟

⎛
⎜⎜

⎞⎟
⎟
⎟⎟
⎠⎟

∑ BiT Σi,wd Bi + ⎜⎜⎜ ∑ BiT ⎟⎟⎟Σdd ⎜⎜⎜ ∑ Bi ⎟⎟⎟

i ∈Pj

⎜⎜i∈P
⎝ j

⎜
⎝⎜i∈Pj

(7)

where Σi,wd and Σdd are the covariance matrices of Yi,wd and Ydd , respectively. Since different
kinds of parameters are uncorrelated, the covariance matrices are actually diagonal matrices, with
the diagonal elements equal to the variance of variables.
While the ultimate objective of the paper is to derive the circuit delay distribution, being able
to describe individual path delay distributions is also essential. Now that the range, the mean and
j are known, the challenge is to compute the probability box that contains the
the variance of DPI
family of distributions satisfying the partial statistical information that is available. Actually, the
computation of the probability bound can be formulated as an optimization problem:
Let Fi : ℜ → [0,1] (1 ≤ i ≤ n ) be a possible cumulative distribution function of a random
X,
and
Fi
satisfies
the
partial
statistical
information:
variable

E[X ] = μ, Var[X ] = σ 2, and X ∈ [X , X ] . The lower bound for the cumulative probability of X at
a specific value x, can be computed by solving the optimization problem considering all
possible Fi :
max p s.t. Fi (x ) ≥ p, 1 ≤ i ≤ n .
Similarly, the upper bound can be computed by:

min p s.t. Fi (x ) ≤ p, 1 ≤ i ≤ n .
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However, because we seek a fast analytical solution, we prefer to use an inequality, which is
a combination of the Chebyshev inequality and Cantelli inequality (Godwin, 1964). This
inequality applies when, in addition to the first two moments of the variable, its support (range) is
also known, resulting in a tighter bound on the cdf. The upper bound of the cumulative
probability of a random variable X is given by (Ferson, Kreinovich, Ginzburg, Myers, and Sentz,
2002):
P ( X ≤ x) = 0

x< X

P ( X ≤ x ) ≤ 1 (1 + ( μ − x)2 σ 2 )

X ≤ x < μ + σ 2 (μ − X )

P ( X ≤ x) = 1

μ + σ 2 (μ − X ) ≤ x
and x < μ + σ 2 (μ − X )
μ + σ 2 (μ − X ) ≤ x

P ( X ≤ x ) ≤ 1 − (m 2 − my + s 2 ) (1 − y )

(8)

where μ denotes the mean, σ 2 denotes the variance, X is the lower bound, X is the upper
bound, y = ( x − X ) ( X − X ) , m = (μ − X ) ( X − X ) , and s 2 = σ 2 ( X − X )2 .
Similarly, the lower bound of the cumulative probability is:

P ( X ≤ x) = 0

x < μ + σ 2 (μ − X )

P ( X ≤ x ) ≥ 1 (1 + σ ( x − μ ) )

μ + σ 2 (μ − X ) ≤ x
and x < μ + σ 2 (μ − X )
μ + σ 2 (μ − X ) ≤ x < X

P ( X ≤ x ) ≥ 1 − (m(1 + y) − s 2 − m2 ) y
2

P ( X ≤ x) = 1

2

(9)

X ≤x

Thus, expressions (8) and (9) can be used to compute the bound for the path delay cumulative
probability. An example of applying this set of inequalities is shown in Figure 2(a).
The same analytical structure can be used when the mean and variance are known only with
certain accuracy (Ferson, 2002). First, the maximum of the variance should be used in the
generalized Chebyshev inequality because it primarily determines the span of the cdf. Second, the
upper bound of the mean should be used when computing the lower (right-side) bound of the
probability using (9), because it leads to the worst lower bound of the probability. Similarly, the
lower bound of the mean should be used in (8).
Having computed the distribution of path delay variation due to probabilistic interval
variables, now we combine it with the delay variation resulting from Gaussian variables. Since
j
parameters of different categories are independent, it means that the delay variations DRj and DPI
are independent, and the bound for the cdf of the sum can be computed by convolution:
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CDF (D j ) = CDF (D PIj ) ⊗ f (D Rj )
where

f (D j

R

) is the probability density function of

Dj

R

(10)

. We use the lower and upper bounds

j ) in convolution respectively, and then obtain the bounds ofCDF (D j ) . Finally, we
ofCDF (DPI

have the bound for the path delay distribution, which enables computing the bound of delay at
any quantile.
2.2. CIRCUIT TIMING COMPUTATION
In this section, we develop techniques for efficient construction of probability boxes on the
distribution of circuit delay, i.e. the maximum of all path delays. New techniques are proposed to
perform this task efficiently and robustly. From (4), the bound of the circuit delay can be
computed by:
Dmax = max(D 1,..., D N )
⎛

= max ⎜⎜⎜ ∑ ( μi + gi + ui ),...,
⎜
⎜⎝ i ∈P1

⎞⎟

∑ ( μi + gi + ui ) ⎠⎟⎟⎟⎟

i ∈PN

(11)

1 ,..., D N
≤ max ( DR1 ,..., DRN ) + max ( DPI
PI )

Let DR max = max ( DR1 ,..., DRN ) be the term due to random probabilistic variability, and the
1 ,..., D N be the term due to interval-probabilistic variability. In
second term DPI max = max ( DPI
PI )

deriving the probability box for Dmax , we adopt a strategy in which the sources of uncertainty
described probabilistically are separated from interval probabilistic uncertainty. The distribution
of DR max can be computed by the statistical timing analysis algorithm based on the first-order
delay models (Visweswariah et al, 2004; Chang and Sapatnekar, 2003; Agarwal et al, 2003;
Orshansky and Bandyopadhyay, 2004). Therefore, in the remainder, we concentrate on the
computation of DPI max . The two terms are then combined to generate the bounds on the full
distribution of circuit delay.
In constructing the probability box for the circuit delay distribution, ideally, we would like to
use analytical means as was done in Section 2.1. Expressions (8) and (9) can be used to find the
bounds on the distribution of DPI max , once the mean, the variance, and the range are known.
However, in general functions of probabilistic interval variables, f (u1,..., uN ) , finding the bounds
on the variance is NP-hard (Ferson, Ginzburg, Kreinovich, Longpré, and Aviles, 2002). We show
below that for convex functions the exact bound on the variance can be computed. Let us first
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j
establish the convexity of the term DPI max . The path delay DPI
= ∑ ui , i ∈ Pj is a linear and
1 ,..., D N ) which is
thus convex function of ui . The circuit delay is given by DPI max = max(DPI
PI
also a convex function of probabilistic interval variables (Boyd and Vandenberghe, 2004).
Convexity is essential to our efficient analysis strategy, since as the theorem below shows
determining the probability bound and moments of distributions of convex functions is much
easier.
Our strategy is essentially based on the development of the robust (guaranteed) approach to
Monte Carlo sampling from an unknown distribution (Orshansky et al, 2006). The Monte-Carlo
simulation is a widely-used technique to solve complex numerical problems (Fishman, 1995). It
can be used as a powerful tool for estimating the timing performance of integrated circuits when
the distributions are known (Jyu et al, 1993; Lemke et al, 2002). Without the full distributional
knowledge of the parameters, a possible way to perform the simulation is to heuristically generate
a variety of distributions that correspond to the given partial information. However, this method is
not mathematically robust because it is impossible to enumerate all possible distributions.
Besides, the high run time accounting for numerous distributions prevents this method from
practical use. We show that for convex functions the robust Monte Carlo simulation can be
rigorously and efficiently performed. Compared to the traditional approach to Monte-Carlo
simulation, the selection of distribution is justified in our simulation strategy; only distributions
that cause the extreme value of the target function need to be considered. Therefore, this selective
strategy is guaranteed to produce a bounding distribution, and achieves high efficiency in terms
of the run time. Theorem 1 effectively defines the algorithm for such robust Monte Carlo
(Orshansky et al, 2006).

Theorem 1. Let {v1,..., vM } be a set of independent random variables, where vi ∈ [vi , vi ] ,

and E [vi ] = Ei for i=1 to M. Let f (v1,..., vM ) be a non-negative convex function of the random
variable vi, for i=1 to M. The probabilistic bound of f (v1,..., vM ) , at a confidence level α , is
defined as:

D α = min {D ∈ \ : P(f (v1,..., vM ) ≤ D ) ≥ α}
Assume D α decreases if any interval [vi , vi ] is narrowed down.
Then, among all possible cdfs of {vi : i = 1..M } that correspond to the partial statistical
information of the range and the mean, the bound D α achieves the maximum value when each
random variable vi follows the 2-point distribution,

P(vi = vi ) = pi
P(vi = vi ) = pi

(12)
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where pi =

E − vi
vi − Ei
, and pi = i
.
vi − vi
vi − vi

Effectively, Theorem 1 reduces the number of possible distributions that must be considered
in order to find the bounding distribution, which will result in a sought probability box for the
function of probabilistic interval variables. However, this robust Monte Carlo simulation still
suffers from the common problems of Monte Carlo - the slow decrease of the estimation error,
especially, at high percentiles. To address this concern, we have developed a fast hybrid
approach, the fast robust Monte Carlo simulation, in which robust Monte Carlo is used to get a
quick estimate of the moments (a much faster computation) and then analytical techniques are
used for establishing bounds. The justification of the technique is based on the corollary to
Theorem 1.
Corollary. The kth moment of the function, E [y k ] , where y = f (v1,..., vM ) , achieves the
maximum value when each random variable vi follows the 2-point distribution in (12).

Furthermore, E [y k ] achieves the minimum when P(vi = Ei ) = 1 .
Therefore, using the above sampling procedure also guarantees that the bounds of

E ⎡⎢ f
⎣

(v1,...,vM )⎤⎥⎦

are accurately estimated.

In the fast robust Monte Carlo simulation, a limited number of random samples are drawn
using the algorithm following Theorem 1. The corollary guarantees that we will get an accurate
estimate of the range of the mean circuit delay. As for the variance of the circuit delay, it can also
be bounded by the sample variance because the 2-point distribution in (12) results in the
maximum variance of gate delays thus maximizes the variance of path delays and the circuit
delay. Therefore, expressions (8) and (9) can be then used to compute the bound of the
distribution analytically.
Figure 1 illustrates the algorithm of the fast robust Monte Carlo simulation. This proposed
strategy estimates the upper bound of sample mean and sample variance with only a limited
number of runs. In practice, a few hundred runs are sufficient to generate an estimate with
reasonable accuracy. This can be verified by considering the standard error of the sample mean
and the confidence level of the true mean i.e. the mean of the population. From (Rice, 1988), the
99% confidence interval of the true mean (μ) for a variable X is X ± 2.575 σX N , where X is
the sample mean, σX is the true standard deviation, and N is the number of samples. For
example, consider a circuit with extremely large span in the delay domain: the 3σ value of circuit
delay is 45% of the mean. Then we estimate the confidence level:
P( X − μ ≤ 2.575 ⋅ 0.15μ N ) = 0.99 .
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The error of the sample mean for N = 500 is less than 1.7% with probability equal to 0.99,
which has a very limited impact on the result of using expressions (8) and (9). Thus, the accuracy
of Monte Carlo for such a sample size is acceptable for our analysis.
Once the lower bound on the distribution of DPI max is generated, the overall circuit delay
distribution Dmax can be obtained by combining DPI max and DR max . Since these two
components of delay variation are independent, the distribution of the sum can be computed by
convolution, similar to (10). The lower bounds of the cdf (i.e. the upper bound of the delay) are
used in the convolution because it is a more important metric for circuit timing.
for i = 1..N
Generate a sample for each die-to-die parameter.
for each gate
Generate a sample for each within-die parameter.
Compute gate delay.
end
Use static timing analysis to compute the circuit delay, Di.
end
Compute the mean and the variance of samples:
N

D = ∑ Di N
i =1

sD2

N

.

= ∑ (Di − D )

2

N −1

i =1

2
With D , sD
, and the range of the circuit delay, use (9) to compute the lower bound of the cdf.

Figure 1. Algorithm of the fast robust Monte Carlo simulation.
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Figure 2. The path delay analysis algorithm improves the worst-case path delay by 9.0% for the critical path of circuit
c6288 at the 95th percentile. a) Delay due to probabilistic interval variables; b) Total path delay.

3. Experiments

The algorithms for timing analysis using partial description of uncertainty described in Section 2
have been implemented in C++, and have been tested on a set of combinational ISCAS'85
benchmark circuits. Variability of process parameters (L, Vth, and Tox) and the environmental
fluctuation (Vdd) are taken into account. The 3σ values for process parameters are set at 20% of
the mean, including 50% die-to-die variations. The standard deviation of Vdd is 4% of the
maximum, and the range of Vdd is 84-100% of the maximum value. In the experiments, Vth, Tox
and Vdd are modeled as probabilistic interval variables. Sensitivities of parameters are from
SPICE simulations for a cell library of BPTM 0.13um technology (Cao et al, 2000).
The proposed timing analysis algorithms separately handle the contributions of the random
probabilistic uncertainty and the interval probabilistic uncertainty. Thus, the comparison of our
algorithms and the worst-case timing analysis i.e. only using the range (interval) of the interval
uncertainty, should be done in two phases. We first compare the bounds of DPI j computed by the
proposed algorithm and the worst-case timing analysis, then compare the bound of the total delay,
which is the sum of DPI j and DR j . Note that the sum of the bound from the worst-case timing
analysis for interval uncertainty and DR j can be computed by simply shifting the cdf of DR j by the
worst-case delay value. A similar comparison is also made for the bounds on circuit delay
distribution.
Figure 2(a) illustrates the importance of probabilistic interval analysis in path delay analysis.
The upper bound of the 95th- percentile path delay ( DPI j ) from the proposed algorithm for the
critical path of circuit c6288 is only 8.4% over the mean path delay, while the worst-case timing
estimate is 16.2% over the mean. Therefore, the proposed path timing analysis algorithm reduces
the worst-case timing estimate by 6.7%. Similarly, the 95th-percentile total path delay
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( DR j + DPI j ) is 20.2% over the mean for the proposed algorithm, which is a better bound than the
worst-case delay (32.1% over the mean) in Figure 2(b). Thus, the proposed strategy improves the
worst-case estimate by 9.0% for the overall path delay at the 95th percentile.
For circuit delay distribution, the proposed statistical technique has been run on a Sun
workstation with 1280 MHz CPU and 8GB memory. We ran the fast robust Monte Carlo
simulation (FRMC) to estimate the sample mean and the variance using 1,000 samples, and then
analytically computed the lower bound of the cumulative probability. The run time of the fast
robust Monte Carlo ranges from 12 to 114 seconds. Figure 3 shows the circuit delay variation due
to probabilistic interval variables of circuit c7552, from the proposed statistical technique and the
worst-case timing analysis. It shows that FRMC is able to provide a superior bound to the worstcase delay at lower than the 87th percentile.
For the total circuit delay ( Dmax ), FRMC improves the estimates from the worst-case timing
analysis by 4.8% across the benchmark circuits, for the 95th percentile delay. Table I shows the
upper bound of the total circuit delay at high percentiles (90th and 95th percentiles) for FRMC, and
1.00

Cumulative Probability

0.95

FRMC
Worst-case Delay

0.90

0.85

0.80

0.75
1.00

1.05

1.10

1.15

Circuit Delay (normalized to lower bound of mean)

Figure 3. Upper bounds for circuit delay due to probabilistic interval variables for circuit c7552. The fast Monte Carlo
simulation provides a bound superior to the worst-cast timing estimate at lower than the 87th percentile.

the worst-case timing analysis. Figure 4 shows an example of the total circuit delay for the circuit
c7552, in which FRMC reduces the worst-case delay estimate by 4.5% at the 95th percentile.
Indeed, the joint use of SSTA and our statistical technique for probabilistic interval variables is a
promising synergy, and it can be easily extended to incorporate more circuit parameters, to fully
assess the impact on timing performance.
Another important feature of the proposed techniques is the capability of handling skewed
distributions. Some environmental parameters are not symmetrically distributed (e.g. Vdd);
however, the normal assumption implies the distribution is symmetrical to the mean, which may
cause inaccurate estimation of the circuit delay. Figure 5(a) compares path delay distributions of
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two cases with the same interval and variance of Vdd uncertainty: the right-skewed Vdd
uncertainty and the symmetrical case. Because the voltage drop increases delay, the right-skewed
Vdd uncertainty decreases the upper bound of delays, compared to the center-meaned Vdd
distribution. From Figure 5(b), the similar trend can be also observed in the distribution of the
total circuit delay. Thus, our timing analysis algorithm can be used to handle asymmetrical
distributions (e.g. non-Gaussian), and provide a more accurate timing estimate.
4. Conclusions

In this paper, we propose a set of statistical techniques for estimating the path and circuit delay
distributions. Given partial statistic metrics of the uncertainty, the proposed algorithm is able to
analytically compute the bounds of the path delay. A fast robust Monte Carlo simulation
technique is proposed to assess the impact of the uncertainty, and estimate the upper bound of the
circuit delay. With justified selection of the distribution used in the simulation, the proposed
technique can efficiently provide a guaranteed bound of the circuit delay distribution.
Table I. Upper bounds for circuit delay at high percentiles and the run time of the proposed technique.
Number
Circuit

of
Gates

Fast Robust Monte Carlo Simulation

Worst-case Delay

90th
Percentile
Time (s)
Delay
Delay (ps) Reduction (%) Delay (ps) Reduction (%)
(ps)
90th Percentile

95th Percentile

Run

95th
Percentile
Delay
(ps)

c880

456

2383

5.62

2467

4.97

12

2525

2596

c1355

605

2264

4.59

2335

4.26

18

2373

2439

c1908

975

2820

5.56

2919

4.89

26

2986

3069

c2670

1544

3124

5.65

3232

5.08

38

3311

3405

c3540

1787

4097

5.49

4237

4.94

52

4335

4457

c6288

2448

17547

5.28

18081

4.82

87

18526

18996

c5315

2600

3579

5.49

3703

4.88

79

3787

3893

c7552

3874

3136

4.88

3236

4.46

114

3297

3387
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0.90

0.85

0.80
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Worst-case Delay
0.75
1.1

1.2

1.3

1.4

Circuit Delay (normalized to lower bound of mean)

1.5

Figure 4. Upper bounds for the overall circuit delay of c7552. FRMC improves the worst-case delay
estimate by 4% at the 95-percentile.
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0.1
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Figure 5. The right-skewed Vdd distribution improves bounds of (a) path delay;
and (b) circuit delay of center-meaned Vdd distribution.
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